Quiz 4

(April 5th @ 5:30 pm)

PROBLEM 1 (35 PTS)

Draw the state diagram (in ASM form) of the FSM whose VHDL description is listed below:

```
library ieee;
                                        architecture behavioral of circ is
use ieee.std logic 1164.all;
                                           type state is (S1, S2, S3);
                                           signal y: state;
entity circ is
                                        begin
   port ( clk, rstn: in std logic;
                                          Transitions: process (rstn, clk, r, p, q)
          r, p, q: in std_logic;
                                          begin
                                             if rstn = '0' then y <= S1;
          x, w, z: out std_logic);
                                             elsif (clk'event and clk = '1') then
end circ;
                                                case y is
                                                   when S1 =>
                                                     if r = 1' then y \le S2;
                                                     else if p = '1' then y <= S3; else y <= S1; end if;
                                                     end if;
                                                   when S2 =>
                                                     if p = '1' then y \leq S1; else y \leq S3; end if;
                                                   when S3 =>
                                                     if q = '1' then y \le S3; else y \le S2; end if;
                                                end case;
                                             end if;
                                          end process;
                                          Outputs: process (y, r, p, q)
                                          begin
                                              x <= '0'; w <= '0'; z <= '0';
                                               case y is
                                                  when S1 => if r = '0' then x \leq '1'; end if;
                                                  when S2 => if q = '0' then w \leq '1'; end if;
                                                             if p = '0' then z \le '1'; end if;
                                                 when S3 => if q = '0' then w \leq '1'; end if;
✓ Circle or mark the correct FSM type:
                                               end case;
                                          end process;
   (Mealy)
                       (Moore)
                                        end behavioral;
```

PROBLEM 2 (35 PTS)

- Given the following FSM circuit:
 - ✓ Provide the Excitation Table and the Excitation equations (including the Boolean equation for z).



Is this a Mealy or a Moore FSM? Why? (5 pts)

PROBLEM 3 (30 PTS)

• Sequence detector: Draw the state diagram (any representation) of an FSM with input x and output z. The detector asserts z = 1 when the sequence 0110 is detected. Right after the sequence is detected, the circuit looks for a new sequence.